

WHAT IS CLAIMED IS:

1. For use in a processor having an external memory
2 interface, an instruction prefetch mechanism, comprising:

3 a branch predictor that predicts whether a branch is to be
4 taken;

5 prefetch circuitry, coupled to said branch predictor, that
6 prefetches instructions associated with said branch via said
7 external memory interface if said branch is taken and prefetches
8 sequential instructions via said external memory interface if said
9 branch is not taken; and

10 a loop recognizer, coupled to said prefetch circuitry, that
11 determines whether a loop is present in fetched instructions and
12 reinstates a validity of instructions in said loop and prevents
13 said prefetch circuitry from prefetching instructions outside of
14 said loop until said loop completes execution.

2. The mechanism as recited in Claim 1 wherein said external
memory interface is a synchronous memory interface.

3. The mechanism as recited in Claim 1 wherein said prefetch
2 circuitry prefetches four of said instructions at a time.

4. The mechanism as recited in Claim 1 wherein said prefetch

2 circuitry causes said instructions to be placed in a direct mapped
3 instruction cache in said processor.

5. The mechanism as recited in Claim 1 wherein said prefetch
2 circuitry drives a request arbiter in said processor.

6. The mechanism as recited in Claim 1 wherein said prefetch
2 circuitry is embodied in a state machine.

7. The mechanism as recited in Claim 1 wherein said processor is a digital signal processor.

8. A method of prefetching instructions for a processor,

2 comprising:

3 predicting whether a branch is to be taken;

4 prefetching instructions associated with said branch if said

5 branch is taken;

6 prefetching sequential instructions if said branch is not

7 taken;

8 determining whether a loop is present in fetched instructions;

9 reinstating a validity of instructions in said loop until said

10 loop completes execution; and

11 preventing said prefetch circuitry from prefetching

12 instructions outside of said loop until said loop completes

13 execution.

9. The method as recited in Claim 8 wherein said prefetching

is carried out via a synchronous memory interface.

10. The method as recited in Claim 8 wherein said prefetching

2 is carried out with four of said instructions at a time.

11. The method as recited in Claim 8 further comprising

2 causing said instructions to be placed in a direct mapped

3 instruction cache in said processor.

12. The method as recited in Claim 8 further comprising
2 driving a request arbiter in said processor.

13. The method as recited in Claim 8 wherein said prefetching
2 is carried out in a state machine.

14. The method as recited in Claim 8 wherein said processor
2 is a digital signal processor.

15. A digital signal processor, comprising:

2 an execution core having an instruction cache;

3 a memory unit coupled to said execution core and having an

4 instruction memory and an external memory interface;

5 a branch predictor, coupled to said instruction cache, that

6 predicts whether a branch is to be taken;

7 prefetch circuitry, coupled to said branch predictor, that

8 prefetches instructions associated with said branch via said

9 external memory interface if said branch is taken and prefetches

10 sequential instructions via said external memory interface if said

11 branch is not taken; and

12 a loop recognizer, coupled to said prefetch circuitry, that

13 determines whether a loop is present in fetched instructions and

14 reinstates a validity of instructions in said loop and prevents

15 said prefetch circuitry from prefetching instructions outside of

16 said loop until said loop completes execution.

16. The digital signal processor as recited in Claim 15

2 wherein said external memory interface is a synchronous memory

3 interface.

17. The digital signal processor as recited in Claim 15

2 wherein said prefetch circuitry prefetches four of said

3 instructions at a time.

18. The digital signal processor as recited in Claim 15
2 wherein said prefetch circuitry causes said instructions to be
3 placed in a direct mapped instruction cache in said processor.

19. The digital signal processor as recited in Claim 15
2 wherein said prefetch circuitry drives a request arbiter in said
3 processor.

20. The digital signal processor as recited in Claim 15
wherein said prefetch circuitry is embodied in a state machine.